

IN THE CLAIMS:

1. (currently amended)

A method of operating a graphics system having a sequence of at least two discrete performance levels with each performance level being defined by a core clock rate of a graphics processing unit and a memory clock rate, the method comprising:

monitoring a graphics pipeline in a graphics processor core clock domain, the graphics pipeline having a set of stages in which graphics data is processed in a pipelined sequence through each subsequent stage in the graphics pipeline and detecting a percentage of clock cycles for which a downstream stage~~one or more stages~~ of the graphics pipeline ~~is~~[[are]] held up waiting for data inputs from an upstream stage~~stages~~ of the graphics pipeline as an indicator of utilization and determining whether the ~~graphics~~graphic pipeline is under-utilized or over-utilized, wherein each of the downstream stage and the upstream stage of the graphics pipeline operates in accordance with the clock rate in the graphics processor core clock domain;

increasing the performance level in response to detecting an over-utilization condition ~~corresponding~~ in order to increase the clock rate in the graphics processor core clock domain and decreasing the performance level in response to detecting an under-utilization condition to decrease the clock rate in the graphics processor core clock domain; and

operating the graphics system at the core clock rate and memory clock rate associated with the selected performance level, the corresponding core clock rate being a minimum within supported clock rates to maintain the display rate within a normal range.

2-20. (cancelled)

21. (currently amended)

A method of operating a graphics system having a sequence of at least two discrete performance levels where each performance level is defined by a core clock rate of a graphics processing unit and a memory clock rate, the performance levels including a high performance level for processing complex three-dimensional graphical images and at least one lower power, lower performance level for processing less complex graphical images, the method comprising:

monitoring a single graphics pipeline in a graphics processor core clock domain, the single graphics pipeline having a set of stages in which graphics data is processed in a pipelined sequence through each subsequent stage in the graphics pipeline and detecting as a function of time a percentage of clock cycles for which a downstream stage of the graphics pipeline is at one or more stages are held up waiting for data inputs from an upstream stage of the graphics pipeline as an indicator of utilization and determining whether the ~~graphics~~ pipeline is under-utilized or over-utilized, wherein the downstream stage and the upstream stage of the graphics pipeline both operate in accordance with the clock rate in the graphics processor core clock domain;

in response to detecting a level of utilization greater than a non-zero, [[an]] over-utilization threshold percentage level for which a display rate of the graphics system is likely to be significantly decreased below a normal display rate, selecting a higher performance level to increase the [[a]] clock rate in the graphics processor core clock domain;

in response to detecting a level of utilization below a non-zero, [[an]] under-utilization threshold percentage level, selecting a lower performance level to reduce the clock rate in the graphics processor core clock domain to reduce power required by the graphics system; and

operating the graphics system at the core clock rate and memory clock rate associated with the selected performance level, the selected performance level being a minimum performance level sufficient to maintain the display rate within the normal range.

22-24. (cancelled)

25. (currently amended)

A graphics system, comprising:

a graphics processor having a graphics pipeline in a graphics processor core clock domain, the ~~single~~ graphics pipeline having a set of stages in which graphics data is processed in a pipelined sequence through each subsequent stage in the graphics pipeline, the graphics processor having a sequence of at least two discrete performance levels where each performance level is defined by a graphics processor core clock rate of the [[a]] graphics processor processing unit and a memory clock rate;

a graphics memory coupled to said graphics processor by a graphics bus and operable at said memory clock rate;

a performance level controller, said performance level controller configured to monitor, as function of time a percentage of clock cycles for which a downstream stage~~one or more stages~~ of the graphics pipeline is~~are~~ held up waiting for data inputs from an upstream stage~~stages~~ of the graphics pipeline as an indicator of utilization and determining whether the graphics~~graphic~~ pipeline is under-utilized or over-utilized, wherein the downstream stage and the upstream stage of the graphics pipeline both operate in accordance with the clock rate in the graphics processor core clock domain; and

said performance level controller configured to increase said performance level to increase the~~the~~ clock rate in the graphics processor core clock domain to avoid over-utilization of said graphics pipeline;

said performance level controller configured to decrease said performance level from a high performance level to a lower performance level to decrease the clock rate in the graphics processor core clock domain to avoid under-utilization of said graphics pipeline;

the graphics system operating at the core clock rate and memory clock rate associated with the performance level selected by the performance level controller, the selected performance level being a minimum performance level capable of maintaining the display rate within a normal range.

26-27. (cancelled)

28. (previously presented)

The method of claim 1, wherein said at least two discrete performance levels include a low power two-dimensional graphics performance level, a standard two-dimensional graphics performance level, a low power three-dimensional graphics performance level, and a high performance three-dimensional graphics performance level.

29. (previously presented)

The method of claim 21, wherein said at least two discrete performance levels include a low power two-dimensional graphics performance level, a standard two-dimensional graphics

performance level, a low power three-dimensional graphics performance level, and a high performance three-dimensional graphics performance level.

30. (previously presented)

The graphics system of claim 25, wherein the performance levels include a low power two-dimensional graphics performance level, a standard two-dimensional graphics performance level, a low power three-dimensional graphics performance level, and a high performance three-dimensional graphics performance level.

31. (new)

The method of claim 21, wherein the non-zero, over-utilization threshold percentage level is different from the non-zero, under-utilization threshold percentage level.